Work with a team to define next generation transceivers using an SoC methodology. Develop proprietary reusable SoC IP using Verilog HDL. Define electrical interfaces and software protocols consistent with the identified use-cases.